Save application

samsungsemiconductor

14 days ago

Principal Engineer, ASIC Design Verification

Onsite · San Jose, California, United States

dram design lab (ddl)

greenhouse

Match & cover letter

Create a profile to see your match and get a cover letter for this role.

Create profile and match

Source: greenhouse Verified source

Never pay or share passwords or codes with an employer. How to spot a fake job

AI TL;DR

You will work on ASIC design verification in San Jose, California. Your role involves developing verification strategies and collaborating with engineers on AI accelerator modules.

AI match

Solid listing · 60/100 against the market band on this page.

Interview prep for this job

  1. What would you ship in the first month as Principal Engineer, ASIC Design Verification at samsungsemiconductor?
  2. Which tradeoff in the description would you ask about first?
  3. How do you explain a production incident to this team?
  4. What would you measure in the first two weeks?
  5. Which part of your last project maps to this stack?

Five questions are free. The rest are Pro. See Pro

Similar roles

  • No similar roles on the board yet.

Job description

You will work on ASIC design verification in San Jose, California. Your role involves developing verification strategies and collaborating with engineers on AI accelerator modules.

Details

  • San Jose, California, onsite 5 days a week
  • $219,000—$351,000 USD salary
  • 20+ years of experience in ASIC verification preferred
  • Skills in UVM, C++, SystemVerilog

The work

  • Participate in verification strategy and methodology definitions
  • Responsible for the verification of modules/subsystems of AI accelerators
  • Architect test benches and create test plans
  • Work closely with architects and design engineers to define verification requirements